

Research Paper

16 BIT ALU DESIGN USING REVERSIBLE LOGIC

Maneet^{1*}, Naveen Sharma¹ and Virender Singh²

*Corresponding Author: Maneet, ✉ maneetkaur122@gmail.com

Reversible logic has emerged as one of the most important approaches for the power optimization with its application in low power VLSI design. It has wide applications in the field of, low power CMOS design, optical information processing and nanotechnology. Reversible logic is used to reduce the power dissipation that occurs in classical circuits by preventing the loss of information. This paper proposes a review on design of a reversible ALU. The ALU consists of arithmetic and logical operations. The arithmetic operations include addition, subtraction and the logical operations include AND, OR, NOT and XOR. The designed ALU has better efficiency as it has less power losses and reduction in power loss upto 51% is obtained.

Keywords: Reversible ALU, Reversible gates, Reversible logic

INTRODUCTION

Conventional combinational logic circuits dissipate heat for every bit of information that is lost during their operation. Due to this fact the information once lost cannot be recovered in any way. But the same circuit, if it is constructed using the reversible logic gates will allow the recovery of the information. Energy loss is an important consideration in digital circuit design. Higher levels of integration and the use of new fabrication processes have dramatically reduced the heat loss over the last decades. In Landauer (1961) introduced that losing of bit in circuits causes the smallest amount of heat in computation

and the theoretical limit of energy dissipation for losing of one bit computation is $KT \ln 2$ (Landauer, 1961). Where K is a Boltzmann constant equals to $1.3807 \times 10^{-23} \text{JK}^{-1}$ and T is the temperature at which the computation is performed (Landauer, 1961). At $T = 300 \text{ K}$, this limit is $4 \times 10^{-21} \text{ Joules}$. Although the amount of energy for single bit operation in single logic of a complex circuit is decreasing (10^{-15} J now a day) but overall heat generation by the circuit is increasing which cause the problems energy costs money and systems overheat.

Bennett (1973) showed that this heat dissipation due to information loss can be avoided if the circuit is designed using

¹ EEE Department, DVIET, KUK, India.

² DRDU, Chandigarh, India.

reversible logic gates. Reversible computing comes from the thermodynamics which taught us the benefits of the reversible process over irreversible process.

REVERSIBLE GATES

A reversible logic gate is an n-input, n-output device indicating that it has same number of inputs and outputs. A circuit that is built from reversible gates is known as reversible logic circuit. The logical reversibility means there should be same number of output lines as the number of input lines, i.e., the number of input lines and output line must be same or there should be one to one mapping between the input and output . The later one, i.e., physical reversibility means towards the retrieval of input by the input. The gate must be run forward and backward, i.e., the input can also be recovered or retrieved from the output.

A reversible logic circuit should have the following features:

- Use minimum number of reversible gates
- Use minimum number of garbage outputs
- Use minimum constant inputs

Reversible gate is realized by using 1*1 NOT gates and 2*2 Reversible gates, such as V, V+ (V is square root of NOT gate and V+ is its hermitian) and FG gate which is also known as CNOT gate. The V and V+ Quantum gates have the property given in the Equations (1, 2 and 3).

$$V * V = NOT \quad \dots(1)$$

$$V * V+ = V+ * V = I \quad \dots(2)$$

$$V+ * V+ = NOT \quad \dots(3)$$

The Quantum Cost of a Reversible gate is calculated by counting the number of V, V+ and CNOT gates. Several reversible gates have come out in the recent years which are explained below;

Not Gate

The Reversible 1*1 gate is NOT Gate with zero Quantum Cost is as shown in the Figure 1.

Feynman/CNOT Gate

The Reversible 2*2 gate with Quantum Cost of one having mapping input (A, B) to output (P = A, Q = A*B) as shown in the Figure 2 Here A is the controlling input and B is the controlled input; P, Q are the two outputs. Since the Feynman gate is a 2 x 2.

Taffoli Gate

The Toffoli Gate (TG) is a 3*3 reversible logic gate with three inputs and three outputs. The input to output mapping of a Toffoli gate can be represented as (A, B, C) to (P = A, Q = B, R = ((A*B) ⊕ C), where A, B, C are the inputs and P, Q, R are the outputs of a Toffoli gate. Figure 3 shows the block diagram of a Toffoli gate.

A Toffoli gate has a quantum cost of 5 as it can implemented using 2 V gates, 1 V+ gate and 2 CNOT gates. Figure shows the quantum implementation of a Toffoli gate.




Figure 2: (a) CNOT Gate, (b) Quantum Representation of CNOT Gate, (c) Feynman Gate for Avoiding the Fanout, (d) Feynman Gate for Generating the Complement of Signal





Figure 3: Toffoli Gate and its Quantum Implementation



Peres Gate

It is a 3*3 Peres gate . The input vector is I (A, B, C) and the output vector is O (P, Q, R). The output is defined by $P = A$, $Q = A \oplus B$ and $R = AB \oplus C$. Quantum cost of a Peres gate is 4. Figure 4 shows a 3*3 Peres gate.

Fredkin Gate

Fredkin gate is a 3*3 reversible logic gate with three inputs and three outputs.The Fredkin gate maps (A, B, C) to ($P = A$, $Q = A^{-} B + AC$, $R = AB + A^{-} C$), where A, B, C are the inputs

and P, Q, R are the outputs, respectively. A Fredkin gate can work as 2:1 MUX, as it is able to swap its other two inputs depending on the value of its first input. Quantum cost of 5 and it requires two dotted rectangles, is equivalent to a 2*2 Feynman gate with Quantum cost of each dotted rectangle is 1, 1 V and 2 CNOT gates as shown in Figure 5.

Double Peer Gate (DPG)

DPG gate is achieved by cascading two 3*3 Peres gate. The quantum realization cost

Figure 4: Peres Gate




Figure 5: Fredkin Gate





Figure 6: DPG Gate and its Quantum Implementation



of this gate is 6. Since it includes two 3*3 Peres gates. The gate can work singly as a reversible full adder circuit when its fourth input is set to zero (D = 0) as shown in Figure 6.

DESIGN OF ALU USING REVERSIBLE GATES

16-bit ALU is presented in this section. The Arithmetic and Logical Units are designed using Taffoli, Fredkin, Feynman and DPG gates. The Proposed ALU performs eight arithmetic and four logical operations. Table 1 represents the table of functions to be performed by the reversible ALU. This ALU is constructed so that the cost of the circuit remains low and power losses can be reduced.

After performing these functions the simulation of the ALU is carried out. Then the power analysis for the reversible ALU and irreversible ALU is done and compared. The results are shown in Figure 7.

Table 1: Functional Table for Reversible ALU

S	S0	S1	Cin	Fun
0	0	0	0	A + B
0	0	0	1	A + B + 1
0	0	1	0	A + \bar{B}
0	0	1	1	A - B
0	1	0	0	A
0	1	0	1	A + 1
0	1	1	0	A - 1
0	1	1	1	A
1	0	0	X	XOR
1	0	1	X	AND
1	1	0	X	OR
1	1	1	X	NOT

Power Comparison Table for ALU
The power consumed by irreversible and reversible ALU is presented in Table 2 given below:




Figure 8: Logic Power for Irreversible ALU

Name	Power (W)	Type	Clock (MHz)	Clock Name	Signal Rate
z7/OUT3	0.00001	LUT6	Async	Async	50.0
z11/OUT5_G	0.00001	LUT6	Async	Async	50.0
z15/OUT4	0.00001	LUT6	Async	Async	50.0
z13/OUT1	0.00001	LUT6	Async	Async	50.0
z9/OUT4	0.00001	LUT6	Async	Async	50.0
z9/out21	0.00001	LUT6	Async	Async	50.0
z15/out21	0.00001	LUT6	Async	Async	50.0
z13/OUT4	0.00001	LUT6	Async	Async	50.0
z9/OUT1	0.00001	LUT6	Async	Async	50.0
z5/out21	0.00001	LUT6	Async	Async	50.0
z15/OUT1	0.00001	LUT6	Async	Async	50.0
z7/OUT1	0.00001	LUT6	Async	Async	50.0
z14/OUT	0.00001	LUT6	Async	Async	50.0
z5/OUT3	0.00001	LUT6	Async	Async	50.0
z13/out21	0.00001	LUT6	Async	Async	50.0
z5/OUT2	0.00001	LUT6	Async	Async	50.0
z5/OUT1	0.00001	LUT6	Async	Async	50.0
z12/OUT	0.00001	LUT6	Async	Async	50.0
z4/OUT	0.00001	LUT6	Async	Async	50.0
Total Logic Power (W)	0.00074				

The Power Analysis is up to date.

Figure 9: Total Power for 16 Bit Reversible ALU

On-Chip	Power (W)	Used	Available	Utilization (%)
Logic	0.000	32	150720	0
Signals	0.001	69	-	-
I/Os	0.018	53	600	9
Commercial	Leakage	3.422		
Typical	Total	3.441		

Supply Summary	Source	Voltage	Total Current (A)	Dynamic Current (A)	Quiescent Current (A)
Vccint	1.000	1.685	0.002	1.683	
Vccaux	2.500	0.135	0.000	0.135	
Vcco25	2.500	0.008	0.006	0.002	
MGTAVcc	1.000	0.758	0.000	0.758	
MGTAVtt	1.200	0.532	0.000	0.532	

Thermal Properties	Effective TjA	Max Ambient	Junction Temp
	(C/W)	(C)	(C)
50.0	1.4	80.2	54.8

Supply Power (W)	Total	Dynamic	Quiescent
3.441	3.441	0.019	3.422

The Power Analysis is up to date.
 (*) Place mouse over the asterisk for more detailed BRAM utilization.

Figure 10: Logic Power for Reversible ALU

Name	Power (W)	Type	Clock (MHz)	Clock Name	Signal Rate
Z11/out1	0.00001	LUT6	Async	Async	50.0
Z14/out1	0.00001	LUT6	Async	Async	50.0
Z4/out1	0.00001	LUT6	Async	Async	50.0
Z6/out1	0.00001	LUT6	Async	Async	50.0
Z8/out1	0.00001	LUT6	Async	Async	50.0
Z9/out1	0.00001	LUT6	Async	Async	50.0
Z3/out1	0.00001	LUT6	Async	Async	50.0
Z12/out1	0.00001	LUT6	Async	Async	50.0
Z16/out1	0.00001	LUT6	Async	Async	50.0
Z5/out1	0.00001	LUT6	Async	Async	50.0
Z7/out1	0.00001	LUT6	Async	Async	50.0
Z3/f6/Mxor_s_xo<D>1	0.00001	LUT6	Async	Async	50.0
Z16/f6/Mxor_s_xo<D>1	0.00001	LUT6	Async	Async	50.0
Z7/f6/Mxor_s_xo<D>1	0.00001	LUT6	Async	Async	50.0
Z10/f6/Mxor_s_xo<D>1	0.00001	LUT6	Async	Async	50.0
Z6/f6/Mxor_s_xo<D>1	0.00001	LUT6	Async	Async	50.0
Z14/f6/Mxor_s_xo<D>1	0.00001	LUT6	Async	Async	50.0
Z12/f6/Mxor_s_xo<D>1	0.00001	LUT6	Async	Async	50.0
Z2/f6/Mxor_s_xo<D>1	0.00001	LUT6	Async	Async	50.0
Total Logic Power (W)	0.00036				

The Power Analysis is up to date.

Table 2: Power Comparison Table for ALU		
Type	16 Bit Irreversible ALU (mW)	16 Bit Reversible ALU (mW)
Logic Power	1.83	1.10
Total Power	20.21	19.0

CONCLUSION

This paper has introduced and proposed reversible circuits for realizing ALU. The proposed design leads to the reduction of power consumption compared with conventional logic circuits helps to increase the energy efficiency to a greater extent. The proposed reversible ALU design has shown that the logic power can be reduced by 51% than the irreversible ALU. 🌀

REFERENCES

1. Akanksha Dixit and Vinod Kapse (2012), "Arithmetic & Logic Unit (ALU) Design Using Reversible Control Unit", *IJEIT*, Vol. 1, No. 6.
2. Bennett C H (1973), "Logical Reversibility of Computation", *IBM J. Research and Development*, Vol. 17, pp. 525-532.
3. Himanshu Thapliyal and Nagarajan Ranganathan (2011), "A New Reversible Design of BCD Adder", *IEEE Conference on Design and Automation*, pp. 1-4.
4. Jayashree H V, Nagamani A N and Bhagyalakshmi H R (2012), "Modified TOFFOLI GATE and its Applications in Designing Components of Reversible Arithmetic and Logic Unit", *International Journal of Advanced Research in Computer Science and Software Engineering*, Vol. 2, No. 7, ISSN: 2277 128X.
5. Landauer R (1961), "Irreversibility and Heat Generation in the Computing Process", *IBM J. Research and Development*, Vol. 5, No. 3, pp. 183-191.
6. Lekshmi Viswanath and Ponni M (2012), "Design and Analysis of 16 Bit Reversible ALU", *IOSRJCE*, Vol. 1, No. 1, p. 46, ISSN: 2278-0661.