

# Realization with Fabrication of Double-Gate MOSFET Based Third Order High Pass Filter

Sashin Ramdhani and Viranjay M. Srivastava  
Department of Electronic Engineering, Howard College,  
University of KwaZulu-Natal, Durban-4041, South Africa  
Email: viranjay@ieee.org

**Abstract**—This research work designs a third order high pass filter with the replacement of traditional MOSFET and amplifiers with double-gate (DG) MOSFET. A theoretical background for the fundamental concepts involved in this work has been analyzed. Thereafter, mathematical analysis of circuit design based on the fundamental concepts has been conducted, simulated, and finally fabricated. The objective of this research work is to improve the filter specifications via application of DG MOSFETs. The system has been designed for corner frequency ( $f_c$ ) = 10 kHz, the gain  $\geq$  unity. The components in the stopband ( $f < 0.01f_c$ ) have at least  $-20$  dB attenuation with the bandwidth greater than 1.5 MHz.

**Index Terms**—Double-gate MOSFET, filter design, gate engineering, high pass filter, microelectronics, transistor, VLSI

## I. INTRODUCTION

Filters are generally classified by their function as low pass, high pass, band pass, and band stop etc. [1]-[3]. High pass filters (HPFs) can be designed using different methodologies including cascade, multiple-loop feedback, or the ladder simulation method [4], [5]. The high pass filters are widely used in audio electronics to reduce low-level noise, amplification of high frequency signals, elimination of rumble distortions, etc. These filters are designed using amplifiers. The filter performance is determined by its various parameters [6]-[8]. Adjusting the components and utilizing the application of double-gate (DG) MOSFET technology, the parameters such that the overall performance is improved [9], [10].

Denisenko *et al.* [11] have designed a third order low pass RC filter for practical use as a spectrum limiter at the input of various analog-to-digital converters. The third order high pass harmonic filter has been widely used in industry. Ding *et al.* [12] have the complete design method along with simple design formulas. It's objective is to address the design gap by presenting a complete design method for the third order high pass filter. Jie *et al.* [13] have designed a third order high pass filter using the second generation current transmission device, which has low power consumption, strong anti-interference, and

easy integration. Jiang *et al.* [14] have proposed an improved third order generalized integral flux observer, theoretical analysis shows that it can effectively eliminate the dc and high order components in the estimated rotor flux without any negative effect on the amplitude and phase angle of the fundamental waveform. Jerabek *et al.* [15] have designed the fractional order low pass filter and fractional order highpass filter based on follow the leader feedback topology to control the key parameters electronically. Aleema *et al.* [16] have derived the third order damped filter with equal and unequal capacitors and realized the relations among their circuit parameters. Then the optimal design problem of the two third order high pass filters was formulated regarding these expressions to minimize the filter cost.

Lulec *et al.* [17] have designed a third order filter which has cutoff frequency of 540 kHz, an integrated input referred noise of 17  $\mu$ V and out-of-band IIP<sub>3</sub> of 55 dBm, while consuming 150  $\mu$ W in the phase clock generator. Naidoo and Srivastava [18] have designed a third order active high pass filter with the cylindrical surrounding double-gate (CSDG) MOSFET for the cutoff frequency 0.3 THz, gain  $-41.848$  dB. Comparing this gain with the gain of  $-43.12$  dB that was achieved with the traditional transistor based circuit, the performance was improved. Kardoulaki *et al.* [19] have presented the results from CMOS hyperbolic-sine (sinh) filters fabricated in a commercially available 0.35- $\mu$ m CMOS technology. Sawigun *et al.* [20] have design and fabricated a compact nano-power fourth order band pass filter operating at 0.5 V supply with adjustable centre frequency range from 125 Hz to 16 kHz in 180-nm CMOS IC technology. This filter was cascaded second order circuit cells and achieved 1 kHz center frequency, dynamic range of 55 dB, and 2 nW power consumption. Silva *et al.* [21] have discussed the applicability of a compact CMOS current-mode companding integrator in the design of analog continuous-time filters with high linearity in 130-nm CMOS technology with 90  $\mu$ m<sup>2</sup> total active area. It performs a useful frequency bandwidth of up to 4 MHz and a third order intermodulation distortion smaller than  $-47$  dB for input amplitudes ranging from 0.1  $\mu$ A to 1  $\mu$ A. Pinto *et al.* [22] have designed a model of fifth order Butterworth low pass filter, implemented in a 130-nm CMOS technology which operate in weak inversion supplied with 0.25 V and consumes 603 nW.

---

Manuscript received February 20, 2020; revised April 10, 2020; accepted April 25, 2020.

Corresponding author: Viranjay M. Srivastava (email: viranjay@ieee.org).




Fig. 1. Process for the design of DG MOSFET based 3<sup>rd</sup> order filter.




Fig. 2. Schematic of the Double-Gate MOSFET [25]. (S: Source, D: Drain, G<sub>1</sub> and G<sub>2</sub>: Gate-1 and gate-2, SiO<sub>2</sub>: Silicon di-oxide).

Naidoo and Srivastava [23] have analyzed the steps involved in the design and simulation of third order active high pass filter for 100 GHz (0.1 THz). This filter used the operational amplifier for the first stage and transistor for the further stage. To further extend this work, Naidoo and Srivastava [24] have used the CSDG MOSFET. However, these existing works have not used DG MOSFET. To extend these works, in the present research work authors have designed the third order high pass filter with the help of DG MOSFET. Therefore, Butterworth filter of third order has been designed as it satisfies various requirements such as passband operation and improved transition band characteristics. The design process highlights the specifications such that additional filters may be designed for varying specifications. The system is designed for corner frequency ( $f_c$ ) = 10 kHz. The gain of designed system is  $\geq$  unity, the stopband ( $f < 0.01f_c$ ) has at least -20 dB attenuation and the bandwidth is greater than 1.5 MHz.

This research paper is organized as follows. Section II discusses the basic theory of the DG MOSFETs and HPFs. Section III represents the modeling of the system, which is applied to design the third order HPF and proposed circuit. Section IV details the parameters calculations and simulations. Fabricated circuit design is discussed in the Section V and its implementation and testing are analyzed in Section VI. Finally, Section VII concludes the work and recommends the future aspects.

II. BASICS OF DOUBLE-GATE MOSFET AND HIGH PASS FILTERS

Some basics of the model (DG MOSFET and filter) used in this research work are discussed in this section. Since two models used have wide specifications and applications, authors restrict the discussion related to the specific proposed design. Fig. 1 represents the process flow of this design.


A. Double-Gate (DG) MOSFET and It's Small Signal Model

The basic structure of a MOSFET has three terminals: the gate (G), drain (D), and source (S). The DG MOSFET


has four terminals with two of them functioning as gate terminals as shown in Fig. 2 [25], [26]. The performance and packaging density of a MOSFET are inversely proportional to its physical parameters such as channel length and the gate metal oxide thickness. However, limiting factors known as Short Channel Effects (SCEs) play an influential role in negatively affecting the performance of the MOSFET [27]-[29]. These include the threshold voltage, ON and OFF currents, and the sub-threshold slope. Also, the carrier mobility decreases and threshold voltage roll-off occurs as the length of the channel decreases. The DG MOSFETs are more capable in an electrostatic sense to their single-gate counterpart. In the global semiconductor industry, the downscaling of transistors can be observed to be an ongoing trend, thus technologies such as the DG MOSFETs, which allow for improvement upon characteristics at small scales, are very suitable.

The two gates allow the better control of the channel in comparison to one gate. At low dimensions, the threshold voltages will be lower, and the MOSFET can handle a low voltage range. This voltage range may not be effective in switching the MOSFET ON or OFF, the DG MOSFET allows the better control of this. The short channel effects in the DG MOSFET are decreased allowing for downscaling up to 10 nm for the length of the Gate.


The transistor can be used to model the operational amplifier which performs as an active component of filter. The active filters allow the easier tuning and adjustability as well as generating a gain, which allows for better performance concerning certain parameters [30], [31]. The active filter decreases the loading effects and allows for the decrease in size of the circuit. The use of a transistor element instead of an operational amplifier allows the decrease in size and complexity of the circuit



(a) DG MOSFET high frequency model.



(b) DG MOSFET high frequency model using Millers theorem



(c) DG MOSFET simplified high frequency model

Fig. 3. Small signal model of the DG MOSFET.

as well greater design capabilities. The MOSFET also uses low power and has high input impedance. The DG MOSFET offers greater electrostatic capabilities at downscaled sizes. The power efficiency is greater than the traditional MOSFET, as well it's switching capabilities. At low voltage operation, the DG MOSFETs generate less noise/error compared to the basic MOSFETs. A high frequency model can be formulated utilizing the capacitances found using the terminal charges [32], [33]. The various capacitances and resistances are labeled between the terminals, hence a model can be established as shown in Fig. 3. The gain is given by  $A_v = -g_m R_{ds}$ .

Capacitances in parallel can be easily combined, but for capacitances in series (both terminals not connected to ground), Miller's theorem can be used to split the capacitance in question allowing for mathematical analysis [27], [34], [35] as  $C_1 = C(1 - A_v)$  and  $C_2 = C(1 + 1/A_v)$  and  $g_m R_{ds} \gg 1$ . Therefore:

$$\begin{cases} C_{m1} = C_{gd1}(1 - A_v) = C_{gd1}(1 + g_m R_{ds}) \\ C_{m2} = C_{gd1}(1 - \frac{1}{A_v}) = C_{gd1}(1 + \frac{1}{g_m R_{ds}}) \approx C_{gd1} \\ C_{m3} = C_{gd2}(1 - A_v) = C_{gd2}(1 + g_m R_{ds}) \\ C_{m4} = C_{gd2}(1 - \frac{1}{A_v}) = C_{gd2}(1 + \frac{1}{g_m R_{ds}}) \approx C_{gd2} \end{cases} \quad (1)$$

where  $A_v$  and  $g_m$  are the voltage gain and transconductance, respectively.  $R_{ds}$  and  $C_{gd}$  are the resistance between drain and source terminal and capacitance between gate to drain, respectively. Here  $m$  denotes the Miller equivalent as shown in Fig. 3 (b). To calculate the equivalent capacitance ( $C_i$ ) of this circuit, the intermediary capacitances have been formulated in (2) and then finalized as:

$$\begin{cases} C_1 = C_{gs1} + C_{m1} \\ C_2 = C_{m2} + C_{ds1} + C_{ds2} + C_{m3} \\ C_3 = C_{m4} + C_{gs2} \\ C_t = C_1 + C_2 + C_3 \end{cases} \quad (2)$$

Therefore  $-3$  dB cutoff (the upper threshold) frequency will be

$$f_{cutoff} = \frac{1}{2\pi\tau} = \frac{1}{2\pi C_t R_{ds}} \quad (3)$$

### B. Fundamental Concepts of High Pass Filters

Filter is designed to remove unwanted signal components from an input signal [6]-[8], [36], [37]. The term passband refers to the frequency range of which the filter allows the signal through and likewise stopband relates to the frequency range that the filter blocks off. For a non-ideal filter, a transition band exists. This is the frequency band between the stopband and the passband, i.e. signal components here are not fully blocked or passed through. Stopband attenuation ( $A_{min}$ ) relates to the extent to which a filter blocks (attenuates) signal components in the stopband. Maximum ripple in the

passband ( $A_{max}$ ) is the range of magnitudes possible in the passband [38]-[40].


A HPF is usually modeled as a linear time-invariant system, hence the stopband frequency range is that from zero to the stopband edge frequency and the pass band frequency range is from the passband edge frequency to the upper limits that can be processed. The degree of attenuation in the stopband and the cutoff frequency is determined when designing the filter [41]-[43]. HPFs are used in audio systems to separate and direct higher frequency signals to specific speakers as well as in mixing consoles for controlling attenuation to high frequencies and also AC coupling for protection of power amplifiers. The HPFs are also widely used in image processing for noise reduction, image adjustments, and communication systems involving signal communication across varying frequency bands.

## III. MODELING OF THIRD ORDER HIGH PASS FILTER WITH DG MOSFET AND ITS PARAMETERS


### A. Basic Active Filter

An active filter can be realized by the use of active components such as transistors or amplifiers [21], [27], [29], [42]-[44]. This allows for improvement towards physical characteristics such as cost and performance. A first order non-inverting active filter with some gain has been implemented as shown in Fig. 4 (a), which is a basic cell for this research work. The DC voltage gain is given by  $k = 1 + R_5 / R_4$ . Hence the transfer function and cutoff frequency relation is


$$\frac{V_1}{V_i} = k \frac{s}{s + (1/C_1 R_1)} = \left(1 + \frac{R_5}{R_4}\right) \frac{s}{s + 2\pi f_{c1}} \quad (4)$$



(a) 1st order active HPF



(b) 2nd order active HPF



(c) Third order active HPF

Fig. 4. Basic circuits of the high pass filters.

For the 2<sup>nd</sup> order high pass active filter, assume unity gain is implemented, i.e. no R<sub>4</sub> or R<sub>5</sub> used (Fig. 4 (b)). Using Kirchoff's current law  $i_2=i_3+i_4$  and Ohm's law for each current [27], [44]:

$$i_2 = (V_i - V_2)sC_2, i_3 = \frac{V_2 - V_o}{R_2}, i_4 = (V_2 - V_o)sC_3 \quad (5)$$

To remove the V<sub>2</sub> element, we need to take the voltage at the positive input of the operational amplifier. As the DC voltage gain is unity, this voltage is simply V<sub>o</sub>, due to feedback. Using Ohm's law and combining the nodal analysis, the transfer function is generated as follows:

$$T(s) = \frac{V_o}{V_i} = \frac{s^2 C_2 C_3 R_2 R_3}{s^2 C_2 C_3 R_2 R_3 + s R_2 (C_2 + C_3) + 1} \quad (6)$$

$$= \frac{1}{s^2 + s \frac{1}{R_3} \left( \frac{1}{C_3} + \frac{1}{C_2} \right) + \frac{1}{C_2 C_3 R_2 R_3}}$$

$$T(s) = T_{1st}(s)T_{2nd}(s) = k_1 \frac{s^2}{s + \frac{1}{C_1 R_1}} \cdot \frac{1}{s^2 + s \left( \frac{1}{C_3 R_3} + \frac{1}{C_2 R_3} \right) + \frac{1}{C_2 C_3 R_2 R_3}} \quad (7)$$

$$= \frac{1}{s^3 + s^2 \left( \frac{1}{C_1 R_1} + \frac{1}{C_3 R_3} + \frac{1}{C_2 R_3} \right) + s \left( \frac{1}{C_1 C_3 R_1 R_3} + \frac{1}{C_1 C_2 R_1 R_3} + \frac{1}{C_2 C_3 R_2 R_3} \right) + \frac{1}{C_1 C_2 C_3 R_1 R_2 R_3}}$$


In (6) for simplification, the term  $1/C_2 C_3 R_2 R_3$  can be replaced by  $f_{c2}$  using:

$$f_{c2} = \frac{1}{2\pi} \sqrt{\frac{1}{C_2 C_3 R_2 R_3}}$$


The 3<sup>rd</sup> order active high pass filter comprises of an active 1<sup>st</sup> order HPF cascaded with an active 2<sup>nd</sup> order HPF, as shown in Fig. 4(c). For component calculations, the preset coefficients for either Bessel or Butterworth filters can be used [31], [37]-[40], [44], [45]. The circuit is formed by cascading the active 1<sup>st</sup> order HPF circuit with the active 2<sup>nd</sup> order HPF circuit. The overall transfer function is expressed in (7).

**B. Proposed 3rd Order HPF Using DG MOSFET**


The DG MOSFET based novel differential amplifier circuits with multiplexers has been implemented in place of operational amplifiers. The output of the differential amplifier is taken after the multiplexers as shown in Fig. 5(a).



(a) DG MOSFET based 3<sup>rd</sup> order high pass filter



(b) Small signal model (1<sup>st</sup> order)



(c) Small signal analysis (2<sup>nd</sup> order)

Fig. 5. Proposed 3<sup>rd</sup> order high pass filter based on DG MOSFET.

The small signal model of proposed device with the DG MOSFET has been used for the analysis [46]-[48]. In this research work for small signal modeling, capacitors are short circuited. The input for transistor  $Q_2$  is grounded, with a feedback component. Hence, a short circuit (zero voltage) can be presumed to exist between the source and gate terminals. The gain can be obtained by using Kirchoff's voltage law and analyzing the connections of resistors as:

$$\frac{V_{o1}}{V_{in}} = -\frac{1}{2} \frac{V_{in} G_{m1} (R_{ds1} \parallel R_{d1} \parallel R_{4\_2} \parallel R_{ss1} \parallel R_{ds2} \parallel R_{d2})}{V_{in}} \quad (8)$$

To simplify (8), following values have been replaced:

$$G_{m1} = G_m, R_{d1} = R_{d2} = R_d, R_{ds1} = R_{ds2} = R_{ds}$$

Also, for the parallel combinations of resistances of equal value, it can be simplified to  $R_x \parallel R_x = R_x/2$ . Therefore, the gain of (8) is simplifies to:

$$\frac{V_{o1}}{V_{in}} = -\frac{1}{2} G_{m1} \left( \frac{R_{ds}}{2} \parallel \frac{R_d}{2} \parallel R_{4\_2} \parallel R_{ss1} \right) \quad (9)$$

Resistance ( $R_{ds}$ ) is very high relative to the other resistances, hence (9) can be further simplified to:

$$\frac{V_{o1}}{V_{in}} = -\frac{1}{2} G_{m1} \left( \frac{R_d}{2} \parallel R_{4\_2} \parallel R_{ss1} \right) \quad (10)$$

The gain analysis has been conducted with similar symmetry concerning resistors, hence:

$$\frac{V_{out}}{V_{o1}} = -\frac{1}{2} \frac{V_{o1} G_m (R_{ds3} \parallel R_{d3} \parallel R_{2\_2} \parallel R_{ss2} \parallel R_{ds4} \parallel R_{d4})}{V_{o1}} \quad (11)$$

The resistances allow for simplification are  $R_{ds3} = R_{ds4} = R_{ds}$  and  $R_{d3} = R_{d4} = R_d$ ; resulting in a simplified gain:

$$|T(j\omega)| = \frac{|A_{V1}|}{1 + |A_{V1}| \frac{R_5}{R_4 + R_5}} \cdot \frac{\omega}{\sqrt{\omega^2 + \left(\frac{1}{R_1 C_1}\right)^2}} \cdot |T_{LE}(j\omega)| \cdot \frac{|A_{V2}^*| \omega^2}{\sqrt{\left(\frac{1}{R_2 R_3 C_2 C_3} - \omega^2\right)^2 + \left(\omega \left(\frac{1}{R_2 C_2} + \frac{1}{R_3 C_3} + \frac{1 - |A_{V2}^*|}{R_2 C_2}\right)\right)^2}} \quad (16)$$

$$\frac{V_{out}}{V_{o1}} = -\frac{1}{2} G_m \left( \frac{R_{ds}}{2} \parallel \frac{R_d}{2} \parallel R_{2\_2} \parallel R_{ss2} \right) \quad (12)$$

$$\frac{R_{ds}}{2} \gg \frac{R_d}{2} \parallel R_{4\_2} \parallel \frac{R_{ss}}{2}$$

$$A_{V2} = \frac{V_{out}}{V_{o1}} = -\frac{1}{2} G_m \left( \parallel \frac{R_d}{2} \parallel R_{2\_2} \parallel R_{ss2} \right)$$

Therefore, the transfer function is given by

$$T(s) = \frac{A_V s^2}{s^2 + s \left( \frac{1}{R_2 C_2} + \frac{1}{R_3 C_3} + \frac{1 - A_V}{R_2 C_2} \right) + \frac{1}{R_2 R_3 C_2 C_3}} \quad (13)$$

and the magnitude response is

$$|T(j\omega)| = \frac{|A_V| \omega^2}{\sqrt{\left(\frac{1}{R_2 R_3 C_2 C_3} - \omega^2\right)^2 + \left(\omega \left(\frac{1}{R_2 C_2} + \frac{1}{R_3 C_3} + \frac{1 - |A_V|}{R_2 C_2}\right)\right)^2}} \quad (14)$$

When cascading the stages together as shown in Fig. 5 (a), the loading effect at the connection between the stages exists. This is because the input of the second stage affects the output of the first stage and vice versa. The gain  $A_{V2}$  is also adjusted accordingly:

$$A_{V2}^* = \frac{V_{out}}{V_{o1}} = -\frac{1}{2} G_m \left( \parallel \frac{R_d}{2} \parallel R_{2\_2} \parallel R_{ss2} \right) \left( \frac{R_2^*}{R_2^* + R_3} \right) \quad (15)$$

Considering the more concise transfer function analysis, the magnitude response for the overall system can be described by the combination of the responses for the first and second stages in (16).




Fig. 6. Simulation procedure of designed 3<sup>rd</sup> order high pass filter based on DG MOSFET.




Fig. 7. Frequency response of 3rd order HPF based on DG MOSFET.

#### IV. PARAMETRIC ANALYSIS OF DG MOSFET BASED 3RD ORDER HIGH PASS FILTER

For the parametric analysis of DG MOSFET based 3<sup>rd</sup> order high pass filter the designed circuit has been simulated as shown in Fig. 6. The DG MOSFET high frequency pole is approximately 34 MHz, hence it is suitable for RF switch operation and the corner frequency selected is 10 kHz. The following equations yield the resistance values for some assumed capacitor values, filter type and cutoff frequency:

$$\begin{aligned} R_1 &= \frac{1}{2\pi f_c a_1 C_1} \\ R_2 &= \frac{1}{(2\pi f_c)^2 b_2 C_2 C_3 R_3} \\ R_3 &= \frac{1}{2\pi f_c a_2} \left( \frac{1}{C_2} + \frac{1}{C_3} \right) \end{aligned} \quad (17)$$

The filter model is designed to be a Butterworth filter, hence coefficient values are  $a_1 = 1$ ,  $b_1 = 0$ ,  $a_2 = 1$ ,  $b_2 = 1$  [49]. Setting the cutoff frequency and capacitor values to  $f_c = 10$  kHz,  $C_2 = 10$  nF, and  $C_3 = 100$  nF. Capacitor  $C_3$  is set as higher than  $C_2$  to allow for smoother output waveform and larger gain. Hence, the analysed resistances are  $R_1 = 1.59$  k $\Omega$ ,  $R_2 = 144.69$   $\Omega$ ,  $R_3 = 1.75$  k $\Omega$ . The closest suitable and available values for  $R_1 = 1.5$  k $\Omega$ ,  $R_2 = 150$   $\Omega$ ,  $R_3 = 1.8$  k $\Omega$  have been used in this research work. Simulations and analysis for the individual stages (1<sup>st</sup> order filter and 2<sup>nd</sup> order filter) have been conducted. The circuit for the full 3<sup>rd</sup> order HPF, constituting of cascading the 1<sup>st</sup> order HPF (1<sup>st</sup> stage) with the 2<sup>nd</sup> order HPF (2<sup>nd</sup> stage). The same input voltage of 0.3 V<sub>rms</sub> has been applied each time. Images detailed simulations have been presented in Fig. 7 and the results are summarized and displayed in Table I.

The frequency response (Fig. 7) of the circuit (Fig. 6) shows significant improvement as the low frequency attenuation (voltage drop in the stopband) has increased as well the rate of transition between the stopband and passband has sharpened which has been observed in the gains between 1 kHz and 10 kHz.


TABLE I: SIMULATION RESULTS FOR THIRD ORDER HIGH PASS FILTER BASED ON DG MOSFET

Frequency (kHz)	Input voltage (V <sub>pk-pk</sub> )	Output Voltage (V <sub>pk-pk</sub> )	Voltage gain (V/V)	Voltage Gain calculated (V/V)
0.1	558 m	-259 $\mu$	0.464 m	5.5941 $\mu$
1	566 m	17.5 m	30.919 m	4.64 m
10	563 m	559 m	0.9929	420.52 m
30	562	874 m	1.5552	1.1530
100	556 m	0.956 m	1.7194	1.8966


The filter shows a large degree of attenuation in the stopband, inversely proportional to the frequency. The filter also shows almost ideal Butterworth characteristics, being entirely flat in the passband. The overall gain of the filter in the passband is just above unity. The corner frequency of approximately 10 kHz is achieved. The characteristics of the filter improved due to increased complexity concerning the higher order. The application of DG MOSFETs in the form of differential amplifiers is comparatively more suitable as compared to other active devices, therefore, provides the successful application for the filter design.

#### V. FABRICATION OF 3<sup>RD</sup> ORDER HIGH PASS FILTER WITH DG MOSFET


The implementation for the full system has been conducted on Printed Circuit Boards (PCB) as shown in Fig. 8 (a) which is further design and its front side with components naming is shown in Fig 8 (b) and its backside connections is in Fig. 8 (c). A differential amplifier PCB has been generated to allow for isolated testing of the differential amplifier and the individual stages of the system. The PCB has been designed in compliance with highlighted requirements with regards to drill sizes, track sizes, and the overall circuit size [50]-[56]. The track sizes implemented is 0.635 mm for the connections to both the SMD components and the IC sockets with it being 1.016 mm elsewhere. The pad and drill sizes used were 2.032 mm  $\times$  1.016 mm except for the SMD components, which have predetermined sizes. The single sided PCB has been selected, as the overall complexity is capable of being implemented as single sided PCB.



(a) PCB Design of 3<sup>rd</sup> order DG MOSFET HPF



(b) Implementation of PCB for DG MOSFET based 3<sup>rd</sup> order HPF (front side)



(c) Implementation of PCB for DG MOSFET based 3<sup>rd</sup> order HPF (back side)

Fig. 8. Fabrication procedure of the proposed 3<sup>rd</sup> order high pass filter based on DG MOSFET.

The Dual-In-line Package (DIP) type components, i.e. the capacitors, resistors and headers are soldered using normal methods. The multiplexer IC required an IC socket holder as the high temperatures from the soldering iron would burn the DIP chip. This is not the case for the SMD components, as they are designed to handle fairly high temperatures. There are various methods for soldering SMD components, with a popular method achieved via the use of the SMT reflow oven. The DC voltage rails are connected via headers on the PCB. An electronic trainer circuit board is used to provide the supply voltages, as the circuit needs both  $\pm 12$  V (DG MOSFET DC rails),  $\pm 5$  V (multiplexer DC rail and switch input) and ground, which the trainer provides all at

once.

The advanced soldering iron has been used as it has the capability of adjusting its temperature, allowing a range from 200 °C to 420 °C [57]. It also allows for changing the tip and a 0.3 mm tip is used. The thin tip is required for soldering SMD components. The multiplexer selected was chosen as it has a high DC voltage rails, low noise and relatively high bandwidth [58]. The PCB was connected to the power supplies and tested for various frequencies. This was performed for both the positive and negative sides (via the multiplexer).

### VI. TESTING OF FABRICATED 3RD ORDER HIGH PASS FILTER WITH DG MOSFET

After the fabrication of the proposed device, the setup for the measurement and various parametric analyses has been shown in Fig. 9 (a). It has been used for the testing procedure. The results are recorded and are summarized in the Table II, alongside the calculated and simulated values. The gain for the negative side resembles an almost normalized value, being fairly lower than that on the positive side. This is due to the fact that the resistance and capacitor connections are made to the positive input side and hence the loading effects are not as relevant to the negative side gain. The results for the negative side are tabled in Table III.

TABLE II: RESULTS FOR IMPLEMENTATION OF 3RD ORDER DG MOSFET HPF FOR POSITIVE CONTROL SIGNAL

Frequency (Hz)	Input Voltage (mV <sub>pp</sub> )	Output Voltage (V <sub>pp</sub> )	Measured Gain (V/V)	Simulated Gain (V/V)	Calculated Gain (V/V)
102.306	566	9.2 m	16.254 m	0.464 m	1.2602 m
1.007k	560	18.4 m	32.857 m	30.919 m	59.9 m
10.0747k	560	472 m	842.86 m	0.9929	933.45 m
29.9565k	560	840	1.5000	1.5552	1.47383
100.821k	560	940	1.6786	1.7194	1.6542

TABLE III: RESULTS FOR IMPLEMENTATION OF 3RD ORDER DG MOSFET HPF FOR NEGATIVE CONTROL SIGNAL

Frequency(Hz)	Input Voltage (mV <sub>pp</sub> )	Output Voltage (mV <sub>pp</sub> )	Measured Gain (V/V)
100.208	568	14	24.468 m
1.0065k	560	23.6	42.143 m
9.9876k	560	356	635.71 m
30.1458k	568	648	1.2408
99.994k	568	736	1.2958




Fig. 9. Measurement setup and its analysis for the fabricated device.

A. Input Voltage Range

The DC voltage rails for the amplifier are finite and set values, which determine the maximum and minimum values for the output voltage. For single sided outputs this is further decreased and shifted. The input voltage for the third order high pass filter is varying at 100 kHz frequency and checking where the gain is attenuated. The results are shown in Fig. 9 (b). The minimum input voltage generated by the function generator is  $V_{in(pp)} = 120 \text{ mV}_{pp}$ . The upper limit for the input voltage is obtained to be  $V_{in(pp)} = 880 \text{ mV}_{pp}$  (gain of 1.6364). The input voltage range is a necessary characteristic as it denotes the limitations on the input signal when maximum gain is expected.

B. Passband Gain Analysis

The passband gain measured at 100 kHz is shown in Fig. 9 (c). The passband gain is obtained to be  $A_{v(max)} = 2.2495 \text{ dB}$ . The passband gain is an important characteristic as it directly correlates to the performance of the filter that is the degree to which the filter allows certain signal components to pass through. It is also required in modeling of the stopband and transition band characteristics.

C. Cut-off Frequency Measurement

The cut-off frequency (-3 dB frequency) is the amplitude for a normalized frequency response. The cut-off frequency is the fundamental characteristics for all filters, as it corresponds to the threshold point at which the filter functionality occurs. The cutoff frequency for the circuit is found at  $-3\text{dB} + A_{v(max)} = -750.5 \text{ mdB}$ . This is shown in Fig. 9 (d). The gain at this frequency is  $-788.74 \text{ mdB}$ . The cut-off frequency found is approximately 9.8 kHz, compared to the designed value of 10 kHz. The minor difference is due to the tolerance in capacitances and resistances values.

D. Bandwidth Analysis

The bandwidth of the system is obtained by keeping the input voltage constant and varying the frequency. It is expected for the bandwidth to be less than predicted due to the use of multiplexers. The testing results are displayed in Fig. 9 (e). The point where the magnitude is approximately 3 dB below the passband gain (-0.067 dB gain in this instance) is at 2.02 MHz, which is the bandwidth for this designed device. The bandwidth is very closely linked to the possible applications of the HPF, as different technologies offer different bandwidths. Hence by analyzing the bandwidth required and possibly other characteristics, a suitable technology can be determined. The bandwidth of 0 to 2 MHz is suitable for aviation and AM radio applications.

E. Transition Band

The minimum stopband attenuation is approximately -20 dB. This corresponds to one hundredth of the passband gain (approximately 16.786 mV/V). The attenuation in the transition band is exponentially decreasing. This is visible in the decibel range, but

elsewhere it appears flat as they approach zero (all gain values are very small hence the difference between values is also small). The transition band is obtained by lowering the frequency until a sufficient value is found. The stopband is resulted to end at 657.652 Hz, hence transition bandwidth is approximately 9.42 kHz. The transition bandwidth is an important characteristic as it allows for modelling of possible errors in application of the system. Lower the transition band corresponds to greater performance of the system.

Table IV depicts a comparison of the results obtained via the implementation and those obtained via simulation as well as implementation of other technologies for the design of a 3<sup>rd</sup> order high pass filter with various technologies.

TABLE IV: COMPARISON OF VARIOUS TECHNOLOGIES FOR THE FILTERS

Term	[49]	[18]	This work (simulated)	This work (achieved)
Technology used	CMOS	CSDG MOSFET	DGMOSFET	DGMOSFET
Type	Bessel	Butterworth	Butterworth	Butterworth
Order	3	3	3	3
Cut-off Frequency	1 kHz	0.3 THz	~9.69 kHz	~9.8172 kHz
Bandwidth	1 THz	~50MHz	13 MHz	2.01986 MHz
Passband Voltage Gain	0 dB	-33.499 dB	2.35 dB	2.2495 dB
Circuit Area Size	52 x 47 mm <sup>2</sup>		65 x 97 mm <sup>2</sup>	65 x 97 mm <sup>2</sup>
Power Supplies	+ - 5V		+ -12V (+-5V for switch) (+12V and -5V for MUX)	+ -12V (+-5V for switch) (+12V and -5V for MUX)
Additional functionality		Very high frequency operation	Multiplexers applied allowing generation of two filters	Multiplexers applied allowing generation of two filters

VII. CONCLUSIONS AND FUTURE RECOMMENDATIONS

The systemic design steps were followed resolutely, from theoretical analysis, circuit design, mathematical analysis, circuit simulations, finally to fabrication and testing. The results of the simulations are completely matching the theoretically achieved results, provide basis for a successful implementation of the design. This implementation satisfies the necessary requirements while correlating with results obtained via the simulations and calculations. The final analysis of the system concluded that the bandwidth is approximately 2 MHz (theoretically predicted that the bandwidth of DG MOSFETs is 38 MHz). Therefore, the filter design using DG MOSFET technology is viable providing the bandwidth required correlates to the expected one.

Possible applying analogue switches and corresponding logic circuit instead of the multiplexer IC may improve the bandwidth generated, but could also increase the complexity and size of the designed circuit. The gain generated is higher than comparative circuits, and can be improved further via increased the resistance  $R_4$  in the design. In future this work can be extended using the CSDG MOSFET.



## CONFLICT OF INTEREST

The authors declare no conflict of interest.

## AUTHOR CONTRIBUTIONS

Sashin Ramdhani (SR) and Viranjay M. Srivastava (VMS) conducted this research; SR designed and fabricated the circuit after that analyzed the data and wrote the paper; VMS has verified the result with the designed circuit; all authors had approved the final version.

## REFERENCES

- [1] R. Gomez-Garcia and A. C. Guyette, "Reconfigurable multi-band microwave filters," *IEEE Trans. on Microwave Theory and Techniques*, vol. 63, no. 4, pp. 1294-1307, April 2015.
- [2] K. Wang and C. T. C. Nguyen, "High-order medium frequency micromechanical electronic filters," *Journal of Microelectromechanical Systems*, vol. 8, no. 4, pp. 534-557, Dec. 1999.
- [3] K. C. Lee, H. T. Su, and M. K. Haldar, "A review of centrally loaded multimode microstrip resonators for bandpass filter design," *International Journal of Electronics and Communications*, vol. 69, no. 10, pp. 1533-1540, Oct. 2015.
- [4] B. F. Boroujeny, *Adaptive Filters: Theory and Applications*, John Wiley & Sons, Ltd, 2013.
- [5] U. Vishnoi, M. Meixner, and T. G. Noll, "A family of modular QRD-accelerator architectures and circuits cross-layer optimized for high area-and energy-efficiency," *Journal of Signal Processing Systems*, vol. 83, no. 3, pp. 329-356, 2016.
- [6] L. D. Paarmann, *Design and Analysis of Analog Filters: A Signal Processing Perspective*, 1<sup>st</sup> Ed. New York: Springer, 2001.
- [7] S. A. Pactitis, *Active Filters: Theory and Design*, CRC Press, Taylor & Francis Group, Nov. 2011.
- [8] C. H. Zhang and S. H. Jia, "Ultrawideband filter technologies," *IEEE Microwave Magazine*, vol. 11, no. 4, pp. 56-68, June 2010.
- [9] P. M. Solomon, K. W. Guarini, Y. Zhang, *et al.*, "Two gates are better than one (double gate MOSFET process)," *IEEE Circuits Devices Magazine*, vol. 19, no. 1, pp. 48-62, 2003.
- [10] V. M. Srivastava, "Circuit perspective of terahertz double-gate MOSFET circuits for switch, in *Proc. 12<sup>th</sup> IEEE India Int. Conference (INDICON)*, Delhi, 2015, pp. 1-4.
- [11] D. Y. Denisenko, A. V. Bugakova, N. N. Prokopenko, and Y. Ivanov, "The third order active low-pass RC-filters based on differential and differential difference operational amplifiers," in *Proc. 20<sup>th</sup> International Conference on Micro/Nanotechnologies and Electron Devices*, Erlagol, 2019, pp. 695-699.
- [12] T. Ding, W. Xu, and H. Liang, "Design method for third-order high-pass filter," *IEEE Transactions on Power Delivery*, vol. 31, no. 1, pp. 402-403, February 2016.
- [13] J. Xu, Z. Zhang, and R. Li, "Current mode third-order high-pass filter based on CC II," in *Proc. 13<sup>th</sup> International Conference on Electronic Measurement & Instruments*, 2017, pp. 65-69.
- [14] Y. Jiang, W. Xu, C. Mu, J. Zhu, and R. Dian, "An improved third-order generalized integral flux observer for sensorless drive of PMSMs," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 12, pp. 9149-9160, December 2019.
- [15] J. Jerabek, R. Sotner, J. Dvorak, J. Polak, D. Kubanek, N. Herencsar, and J. Koton, "Reconfigurable fractional-order filter with electronically controllable slope of attenuation, pole frequency and type of approximation," *Journal of Circuits, Systems and Computers*, vol. 26, no. 10, 2017.
- [16] S. H. E. A. Aleema, A. F. Zobaab, and M. E. Balcica, "Optimal resonance-free third-order high-pass filters based on minimization of the total cost of the filters using crow search algorithm," *Electric Power Systems Research*, vol. 151, pp. 381-394, 2017.
- [17] S. Z. Lulec, D. A. Johns, and A. Liscidini, "A 150- $\mu$ W 3rd-order Butterworth passive-switched-capacitor filter with 92 dB SFDR," in *Proc. Symposium on VLSI Circuits Digest of Technical Papers*, 2017, pp. 142-143.
- [18] L. Naidoo and V. M. Srivastava, "Application of CSDG MOSFET based active high pass filter in satellite communications: A circuit perspective," in *Proc. Int. Conf. on Advances in Big Data, Computing and Data Communication Systems (ICABCD)*, Durban, 2018, pp. 496-500.
- [19] E. M. Kardoulaki, K. N. Glaros, P. Degenaar, A. G. Katsiamis, *et al.*, "Measured hyperbolic-sine(sinh) CMOS results: A high-order 10 Hz-1 kHz notch filter for 50/60 Hz noise," *Microelectronics Journal*, vol. 44, pp. 1268-1277, 2013.
- [20] C. Sawigun, W. Ngamkham, and W. A. Serdijn, "A 0.5-V, 2-nW, 55-dB DR, fourth-order bandpass filter using single branch biquads: An efficient design for FoM enhancement," *Microelectronics Journal*, vol. 45, pp. 367-374, 2014.
- [21] R. B. D. Silva, L. C. D'Eca, M. N. Carvalho, *et al.*, "CMOS analog filter design using the proportional source transconductances integrator," *Microelectronics Journal*, vol. 75, pp. 119-127, 2018.
- [22] P. M. Pinto, L. H. C. Ferreira, G. D. Colletta, and R. A. S. Braga, "A 0.25-V fifth-order Butterworth low-pass filter based on fully differential difference transconductance amplifier architecture," *Microelectronics Journal*, vol. 92, Oct. 2019.
- [23] L. Naidoo and V. M. Srivastava, "Application of high pass filter in robotics: a circuit perspective," in *Proc. 8<sup>th</sup> IEEE Int. Conf. on Computer Communication and Informatics*, India, 2018, pp. 131-134.
- [24] L. Naidoo and V. M. Srivastava, "Application of CSDG MOSFET for tera-hertz range in high pass filtering," *Far East Journal of Electronics and Communications*, vol. 18, no. 5, pp. 651-660, July 2018.
- [25] V. M. Srivastava and G. Singh, "MOSFET technologies for double-pole four throw radio frequency switch," in *Analog Circuits and Signal Processing*, Springer International Publishing, Switzerland, Oct. 2013.
- [26] A. O. Conde, F. J. G. Sanchez, J. Muci, S. Malobabic, and J. J. Liou, "A review of core compact models for undoped double-gate SOI MOSFETs," *IEEE Trans. Electron Devices*, vol. 54, no. 1, pp. 131-140, 2007.
- [27] A. S. Sedra and K. C. Smith, *Microelectronic Circuits: Theory and Applications*, 7<sup>th</sup> Ed. Oxford University Press, 2014.
- [28] U. Vishnoi and G. Noll, "Area-and energy-efficient CORDIC accelerators in deep sub-micron CMOS Technologies," *Advances in Radio Science*, vol. 10, pp. 207-213, Sept. 2012.
- [29] R. L. Boylestad and L. Nashelsky, *Electronic Devices and Circuit Theory*, 11<sup>th</sup> Ed. Pearson Prentice Hall, 2012.
- [30] A. Mesut, M. Bilgin, K. Hakan, and C. Oguzhan, "Simple realization of a third order Butterworth filter with MOS-only technique," *International Journal of Electronics and Communications*, vol. 81, pp. 205-208, Nov. 2017.
- [31] S. A. Pactitis, *Active Filters: Theory and Design*, CRC Press, Taylor & Francis Group, Nov. 2019.
- [32] V. M. Srivastava, K. S. Yadav, and G. Singh, "Design and performance analysis of double-gate MOSFET over single-gate MOSFET for RF switch," *Microelectronics Journal*, vol. 42, no. 3, pp. 527-534, March 2011.
- [33] D. Munteanu, J. L. Autran, X. Loussier, S. Harrison, R. Cerutti, and T. Skotnicki, "Quantum short-channel compact modelling of drain-current in double-gate MOSFET," *Solid-State Electronics*, vol. 50, no. 4, pp. 680-686, April 2006.
- [34] S. Mookerjea, R. Krishnan, S. Datta, and V. Narayanan, "On enhanced Miller capacitance effect in interband tunnel transistors," *IEEE Electron Device Letters*, vol. 30, no. 10, pp. 1102-1104, Oct. 2009.
- [35] V. C. Prasad, "New results related to Miller's theorem," *Circuits, Systems & Signal Processing*, vol. 28, no. 4, pp. 547-565, Aug. 2009.
- [36] A. S. Ali, A. G. Radwan, and A. M. Soliman, "Fractional order Butterworth filter: Active and passive realizations," *IEEE J. on*


*Emerging and Selected Topics in Circuits and Systems*, vol. 3, no. 3, pp. 346-354, Sept. 2013.

- [37] P. V. A. Mohan, "Active RC filters using OPAMPs," in *VLSI Analog Filters*, pp. 13-146, Springer, 2013.
- [38] H. G. Dimopoulos, *Analog Electronic Filters: Theory, Design and Synthesis*, 1<sup>st</sup> Ed. Springer, 2012.
- [39] R. Schaumann, H. Xiao, and M. E. V. Valkenburg, *Analog Filter Design*, Oxford University Press, 2010.
- [40] Larry D. Paarmann, *Design and Analysis of Analog Filters: A Signal Processing Perspective*, Springer, 2001.
- [41] S. Lim, C. S. Kim, D. Ahn, Y. C. Jeong, and S. Nam, "Design of low-pass filters using defected ground structure," *IEEE Trans. on Microwave Theory and Techniques*, vol. 53, no. 8, pp. 2539-2545, August 2005
- [42] C. Bowick, *RF Circuit Design*, 2<sup>nd</sup> Ed. Newnes, 2007.
- [43] S. Ramdhani and V. M. Srivastava, "Third order high pass filter with Double-Gate MOSFET: A circuit perspective," presented at 10<sup>th</sup> IEEE Int. Conf. on Computer Communication and Informatics, India, 22-24 Jan. 2020.
- [44] S. Winder, *Analog and Digital Filter Design*, 2<sup>nd</sup> Ed. Elsevier, Oct. 2002
- [45] A. S. Ali, A. G. Radwan, and A. M. Soliman, "Fractional order Butterworth filter: active and passive realizations," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 3, no. 3, pp. 346-354, September 2013
- [46] J. E. Pakaree and V. M. Srivastava, "Realization with fabrication of double-gate MOSFET based differential amplifier," *Microelectronics Journal*, vol. 91, pp. 70-83, Sept. 2019.
- [47] H. Sood, V. M. Srivastava, and G. Singh, "Performance analysis of undoped and gaussian doped cylindrical surrounding-gate MOSFET with it's small signal modelling," *Microelectronics Journal*, vol. 57, pp. 66-75, Nov. 2016.
- [48] J. P. Colinge, "Multiple-gate SOI MOSFETs," *Solid State Electron.*, vol. 48, no. 6, pp. 897-905, 2004.
- [49] K. Naicker and V. M. Srivastava, "Realization and fabrication of 3rd order high pass filter with CMOS," *International Journal of Engineering & Technology*, vol. 7, pp. 5967-5976, 2018.
- [50] S. Kang and Y. Leblebgi, *CMOS Digital Integrated Circuit*, 2nd Ed. New York: McGraw Hill, 1999.
- [51] S. Wolf, *Silicon Processing for the VLSI Era - The Submicron MOSFET*, vol. 3, Lattice Press, California, Jan. 1994.
- [52] S. K. Ghandhi, *VLSI Fabrication Principles: Silicon and Gallium Arsenide*, Wiley, 1994.
- [53] D. A. Pucknell, *Basic VLSI Design*, Prentice Hall, 1994.
- [54] S. M. Sze, *VLSI Technology*, 2<sup>nd</sup> Ed. McGraw-Hill Education (India) Pvt Limited, Oct. 2003.
- [55] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, *Analysis and Design of Analog Integrated Circuits*, 5<sup>th</sup> Ed. Wiley, 2009.
- [56] R. S. Khandpur, *Printed Circuit Boards: Design, Fabrication, Assembly and Testing*, Tata McGraw-Hill Education, 2005.

[57] EW-4796-TIP SOLDER WEL/MAG HOLE 44x0.3. [Online]. Available: <https://www.mantech.co.za/ProductInfo.aspx?Item=340M0761>

[58] CD4051BE - Analogue Multiplexer 8-CH DIP16. [Online]. Available: <https://www.mantech.co.za/ProductInfo.aspx?Item=65M65>

Copyright © 2020 by the authors. This is an open access article distributed under the Creative Commons Attribution License (CC BY-NC-ND 4.0), which permits use, distribution and reproduction in any medium, provided that the article is properly cited, the use is non-commercial and no modifications or adaptations are made.



**Er. Sashin Ramdhani** has completed his graduation in Electronics Engineering and presently pursuing masters in the Department of Electronic Engineering, Howard College, University of KwaZulu-Natal, Durban, South Africa. He has been contributing in the field of research from the last 3 years. His area of research interest includes Microelectronics, device design, VLSI, Communication Engineering. He has contributed many

research papers.



**Prof. Viranjay M. Srivastava** is a Doctorate (2012) in the field of RF Microelectronics and VLSI Design, Master (2008) in VLSI design, and Bachelor (2002) in Electronics and Instrumentation Engineering. He has worked for the fabrication of devices and development of circuit design. Presently, he is working in the Department of Electronic Engineering, Howard College, University of KwaZulu-Natal, Durban, South Africa. He has more than 17 years of teaching and research experience in the area of VLSI design, RFIC design, and Analog IC design. He has supervised various Bachelors, Masters and Doctorate theses. He is a senior member of IEEE, and member of IEEE-HKN, IITPSA, ACEEE and IACSIT. He has worked as a reviewer for several Journals and Conferences both national and international. He is author/co-author of more than 200 scientific contributions including articles in international refereed Journals and Conferences and also author of following books, 1) VLSI Technology, 2) Characterization of C-V curves and Analysis, Using VEE Pro Software: After Fabrication of MOS Device, and 3) MOSFET Technologies for Double-Pole Four Throw Radio Frequency Switch, Springer International Publishing, Switzerland, October 2013.