

# 13.56 MHz Highly-Efficient Power Conditioning Unit Using an Active Rectifier and LDO for Implantable Medical Devices (IMD)

Rovil S. Berido and Allenn C. Lowaton

Mindanao State University-Iligan Institute of Technology, Microelectronics Laboratory, Iligan City, Philippines  
 Email: berido.rovilsaga@gmail.com; allenn.lowaton@g.msuiit.edu.ph

**Abstract**—This paper presents a highly-efficient power conditioning unit using 65 nm CMOS technology for inductively-powered Implantable Medical Device (IMD). The unit is comprised of an active rectifier and a low dropout regulator (LDO) which together, provides a stable 3 V (30 mW power) to the IMD (load). The active rectifier is equipped with an integrated offset compensation control in the rectifier comparator. Other published works require off chip signals that are necessary for the comparator to work. This paper has all the comparator components integrated on chip. Operating at 13.56 MHz frequency and with peak input voltage of 3.6V, the rectifier has high power conversion efficiency (PCE) of 90%. The LDO has also a high PCE of 89%. Together, the rectifier and the LDO form a high PCE power conditioning unit for a 30 mW IMD.

**Index Terms**—active rectifier, LDO, IMD, inductive power transmission, 13.56MHz ISM band

## I. INTRODUCTION

An implantable medical device (IMD) which is implanted into the human body depends on an outside power source to operate [1], [2]. Approved IMDs have already adopted wireless power transmission where power is provided from an outside power source to an implanted device without any direct electrical contact in between. Among the few forms of wireless power transmission, inductive power transmission is the most commonly used because of its high-power transfer efficiency (PTE) [3]-[6].

Fig. 1 shows the general structure of an IMD which uses inductive power transmission. It is composed of three components: 1) transmitter (Tx); 2) inductive link and 3) receiver (Rx). The power amplifier (PA) in the Tx unit drives the primary coil,  $L_1$  into the carrier frequency  $f_c$ . This signal is coupled into the secondary coil,  $L_2$  of the Rx unit via the inductive link. This then generates the alternating current (AC) voltage,  $V_{coil}$  across the resonance circuit  $L_2$  and  $C_2$ . An alternating current to direct current (AC-DC) converter then follows to supply the load of the receiver with the DC output voltage  $V_{out}$ . A low-dropout regulator (LDO) is used after AC-DC

converter to provide a constant DC output voltage. The AC-DC converter can either be a passive rectifier, passive voltage doubler, active rectifier or an active voltage doubler. The AC-DC converter together with the LDO forms the power conditioning unit of the power receiver which are required to have high individual Power Conversion Efficiency (PCE) for the total PTE of the system to be high.




Fig. 1. IMD using inductive power transmission

## II. DESIGN AND IMPLEMENTATION

Fig. 2 shows the flowchart of the design procedure. Before the actual circuit design, a review of available architectures of rectifier and LDO is done so as provide basis for the schematic design.




Fig. 2. Flowchart of the design and implementation

Manuscript received February 5, 2018; revised October 25, 2018; accepted November 5, 2018.

Corresponding author: Rovil S. Berido (email: berido.Rovilsaga@gmail.com)



$M_{32}$ ,  $M_{33}$ , and  $M_{39}$ . On the other hand, current reference is provided by  $M_{41}$  for the transistor  $M_{37}$  in order to generate the bias voltages for transistors  $M_{30}$ ,  $M_{31}$ , and  $M_{38}$ .




Fig. 5. Constant Gm current reference.




Fig. 6. LDO.

**B. LDO**

The LDO as shown in Fig. 6 is composed of an error amplifier, feedback network, pass device and voltage reference. The pass device is implemented as a pMOS pass transistor  $M_1$ . The feedback network uses a resistor voltage divider which is composed of  $R_1$  and  $R_2$ . The voltage reference is temperature independent bandgap voltage reference while error amplifier uses a miller compensated two-stage op-amp.

**III. RESULTS AND DISCUSSION**

**A. Rectifier**

The actual design of the rectifier starts with the design of the comparator. The primary goal is to turn on and turn off the power transistors at the exact time in order to ensure maximum PCE. To do this the comparator is equipped with turn-on and turn-off compensation circuits in order to compensate for the delay cause by the large gate capacitance of the power transistor. The current reference of the comparator must provide a stable and constant current irrespective of the variation of the supply voltage. Fig. 7 shows the DC analysis of the  $I_{ref}$  as supply voltage is swept from 0 to 3.3 V. The  $I_{ref}$  value is within 5% of its maximum at supply voltage equal to 1.44 V, 1.49 V and 1.39 V for typical-typical (tt), slow-slow (ss) and fast-fast (ff) corner, respectively. At 3.3 V, the  $I_{ref}$  value is 5.10  $\mu$ A, 5.23  $\mu$ A and 4.90  $\mu$ A for tt, ss and ff corner, respectively.

The two power transistors  $M_{p1}$  and  $M_{p2}$  are simultaneously turned on and off depending on the polarity of the input. For the positive cycle of the input with  $|V_{in}| > V_{rec}$ ,  $M_{p1}$  is conducting. On the other hand, for the negative cycle of the input with  $|V_{in}| > V_{rec}$ ,  $M_{p2}$  is conducting.

Note that the two (2) power transistors of the rectifier are pMOS. Therefore, the output of comparator  $CMP_1$  must be logic 0 at the positive clock cycle of the input when  $|V_{in}| > V_{rec}$ . Likewise, the output of comparator  $CMP_2$  must be logic 0 at the negative clock cycle of the input when  $|V_{in}| > V_{rec}$ . Fig. 8 and Fig. 9 show the output of  $CMP_1$  and  $CMP_2$  respectively.




Fig. 7.  $I_{ref}$  vs supply voltage.




Fig. 8. Output of  $CMP_1$  vs time.




Fig. 8. Output of  $CMP_1$  vs time.




Fig. 9. Output of  $CMP_2$  vs time.

For CMP<sub>1</sub>, the pulse width of the output is 8.1ns, 7.40 ns and 8.56ns for tt, ss and ff corner, respectively. Similarly, for CMP<sub>1</sub>, the pulse width of the output is 8.11 ns, 7.40ns and 8.56ns for tt, ss and ff corner, respectively. For both cases, duty cycle is 10.99%, 10.00%, and 11.60% for tt, ss and ff corner, respectively.

Fig. 10 shows the output of the rectifier for peak input voltage  $V_{in}$  of 3.6V different corners. The rectifier output voltage  $V_{rec}$  is 3.34V, 3.33V and 3.36V for tt, ss, and ff corner respectively. Dropout voltage is 260mV, 270mV and 240mV for tt, ss, and ff corner, respectively.  $V_{rec}$  settling time is at 48 $\mu$ s, 44 $\mu$ s and 44 $\mu$ s for tt, ss, and ff corner, respectively.

Power conversion efficiency is measured for different values of load current at 3.6V peak input voltage. From Fig. 11, PCE is at maximum at 10mA load current and equal to 90.06%, 89.99% and 90.16% for tt, ss and ff corner, respectively. Fig. 11 shows that even with varying load current (from 7.5 mA to 15 mA), PCE is still greater than 89.5%.

Power conversion efficiency is also measured for different values of  $V_{in}$  for at 10 mA load. From Fig. 12, PCE is at maximum at 3.6V input voltage (90.06%, 89.99% and 90.16% for tt, ss and ff corner, respectively). Even with varying input voltage (from 3.3V to 3.9V), PCE is still greater than 89.2%.




Fig. 10. Output of the rectifier (Vrec) vs time.




Fig. 11. Rectifier PCE vs load.




Fig. 12. Rectifier PCE vs input voltage ( $V_{in}$ ) peak.

TABLE I: RECTIFIER SPECIFICATION SUMMARY

Corner	tt	ss	ff
$V_{in,peak}$ (V)	3.6	3.6	3.6
$R_l$ (Ohms)	300	300	300
$f_c$ (MHz)	13.56	13.56	13.56
$V_{rec}$ (V)	3.34	3.33	3.36
Dropout voltage (mV)	260	270	240
Settling time (us)	48	44	44
PCE	90	89.99	90.16

TABLE II: LDO SPECIFICATION SUMMARY

Corner	tt	ss	ff
Input voltage (V)	3.35	3.35	3.35
$V_{reg}$ (V)	3.00	3.00	3.00
Output current (mA)	7.5-15	7.5-15	7.5-15
Ripple (%)	0.00587	0.00557	0.00643
Overshoot voltage (mV)	49	44	53
PCE (at 10mA load)	88.87	89.14	88.64
Line regulation (mV/V) Input rises from 3.35V to 3.45V	0.00439	0.00438	0.00439
Line regulation (mV/V) Input falls from 3.35V to 3.25V	0.00726	0.00726	0.00729
Load regulation (mV/mA) Load switching current bet. 7.5mA and 15mA	0.00653	0.00840	0.00547

TABLE III: TABLE OF COMPARISON

Publication	2011 [12]	2012 [13]	2013 [14]	2014 [15]	This Work
Technology	0.5 $\mu$ m CMOS	0.5 $\mu$ m CMOS	0.5 $\mu$ m CMOS	0.18 $\mu$ m CMOS	65nm CMOS
Structure	Active rectifier	Active doubler	Active doubler	Active doubler	Active rectifier
$V_{in,peak}$ (V)	3.8	2.2	1.46	1.192	3.6
$V_{out}$ (V)	3.12	3.1	2.4	2	3.35
$R_l$ (Ohms)	500	500	1000	100	300
I (mA)	6.24	6.2	2.4	20	10
P (mW)	~20	~20	~5.8	40	34
$f_c$ (MHz)	13.56	13.56	13.56	13.56	13.56
Dropout voltage (mV)	700	~1.3	~520	384	260
PCE (%)	80.2	70	79	85	90

The simulation results for the rectifier is summarized in Table I.

### B. LDO

The output of the rectifier is feed to the LDO in order to provide a stable supply to the IMD. An LDO is designed for 3.35V input voltage and 7.5 mA to 15 mA load range. The input voltage of 3.35 V is chosen since it is the average output voltage (for three corners) from the rectifier circuit. Table II summarizes the simulation results for the LDO.

The strongest point of this paper, in addition providing a relatively higher PCE as compared to previous architectures [12]-[15] is that all comparator components are fully integrated on chip. This is possible by using a constant gm current reference and a common gate amplifier in the comparator with fully integrated turn on and turn off compensation.

Table III summarizes the PCE comparison results. PCE of the rectifier is constant and does not vary for different corners as previously shown in Table I. Most importantly, PCE is still greater than 89.2% even with varying the load from 7.5mA to 15mA and still greater than 89.5% for  $V_{in}$  peak range of 3.3V to 3.9V.

#### IV. CONCLUSION

This paper completes the design of a highly efficient power conditioning unit for an IMD. A high-efficiency rectifier (90% PCE) has been designed for 13.56 MHz, 30 mW, inductively-powered IMD. A stable output voltage of 3.0 V is available at the output of the LDO (89% PCE) to power the IMD electronics. In this work, the comparator components are fully integrated on chip unlike in the case for the comparator in [12].

#### ACKNOWLEDGMENT

This research is funded by DOST-ERDT (Department of Science and Technology-Engineering Research and Development for Technology) and DOST-PCIEERD (Department of Science-Philippine Council for Industry, Energy, and Emerging Technology Research and Development).

#### REFERENCES

[1] B. S. Wilson and M. F. Dorman, "Cochlear implants: A remarkable past and a brilliant future," *Hear Res*, vol. 242, no. 1-2, pp. 3-21, Aug. 2008.

[2] L. D. Cruz, B. F. Coley, F. Merlini, E. Filley, P. Christopher, *et al.*, "The Argus II epiretinal prosthesis system allows letter and word reading and long term function in patients with profound vision loss," *Br. J. Ophthalmol.*, vol. 97, no. 5, pp. 632-636, May 2013.

[3] M. Baker and R. Sarpheshkar, "Feedback analysis and design of RF power links for low power bionic systems," *IEEE Trans. on Biomedical Circuits and System*, vol. 1, no. 1, pp. 28-38, March 2007.

[4] J. Yoo, L. Yan, S. Lee, Y. Kim, and H. Yoo, "A 5.2mW self-configured wearable body sensor network controller and a 12uW 54.9% efficiency wirelessly powered sensor for continuous health monitoring," *IEEE Journal of Solid-State Circuits*, vol. 45, no. 1, pp. 178-188, Jan. 2010.

[5] U. M. Jow and M. Ghovanloo, "Design and optimization of printed spiral coils for efficient transcutaneous inductive power transmission," *IEEE Trans. on Biomedical Circuits and Systems*, vol. 1, no. 3, pp. 193-202, Sept. 2007.

[6] M. Ghovanloo and S. Atluri, "An integrated full-wave CMOS rectifier with built-in back telemetry for RFID and implantable biomedical application," *IEEE Trans. on Circuits and Systems I: Regula Papers*, vol. 55, no. 10, pp. 3328-3334, Nov. 2008.

[7] M. Ghovanloo and K. Najafi, "Fully integrated wideband high-current rectifiers for inductively powered devices," *IEEE Journal on Solid-State Circuits*, vol. 39, no. 11, pp. 1976-1984, 2004.

[8] Y. H. Lam, W. H. Ki, and C. Y. Tsui, "Integrated low-loss CMOS active rectifier for wirelessly powered devices," *IEEE Trans. on Circuits and Systems II: Express Briefs*, vol. 53, no. 12, pp. 1378-1382, Dec. 2008.

[9] G. Bawa and M. Ghovanloo, "Active high power conversion efficiency with built-in dual-mode back telemetry in standard CMOS technology in standard CMOS technology," *IEEE Trans. on Biomedical Circuits and Systems*, vol. 2, no. 3, pp. 184-192, Sept. 2008.

[10] M. Ortmanns, M. Gerkhe, and H. Tiedtke, "A 232-channel epiretinal stimulator ASIC," *IEEE Journal of Solid-State Circuits*, vol. 42, no. 12, pp. 2946-2959, Dec. 2007.

[11] G. Kendir, W. Liu, G. Wang, M. Sivaprakasam, R. Bashirullah, M. Humayun, *et al.*, "An optimal design methodology for inductive power link with class-E amplifier," *IEEE Trans. on Circuits System I: Regula Paper*, vol. 52, no. 5, pp. 857-866, May 2005.

[12] H. Lee and M. Ghovanloo, "An integrated power-efficient active rectifier with offset-controlled high-speed comparators for inductively-powered applications," *IEEE Trans. on Circuits and System I: Regular Paper*, vol. 58, no. 8, pp. 1749-1760, 2011.

[13] H. Lee and M. Ghovanloo, "An adaptive reconfigurable active voltage doubler/rectifier for extended-range inductive power transmission," *IEEE Trans. Circuits and Systems*, vol. 59, no. 8, pp. 481-485, Aug. 2012.

[14] H. Lee and M. Ghovanloo, "A high frequency active voltage doubler in standard CMOS using offset-controlled comparator for inductive power transmission," *IEEE Trans. on Biomedical Circuits and System*, vol. 7, no. 3, pp. 213-224, Jun. 2013.

[15] C. Y. Wu, X. H. Qian, M. S. Cheng, Y. A. Liang, and W. M. Chen, "A 13.56 MHz 40 mW CMOS high-efficiency inductive link power supply utilizing on-chip delay-compensated voltage doubler rectifier and multiple LDOs for implantable medical devices," *IEEE Journal of Solid-State Circuits*, vol. 49, no. 11, pp. 2397-2407, Nov. 2014.



Rovil S. Berido finished her Bachelor of Science in Electronics and Communication Engineering at the Mindanao State University-Main (MSU-Main), Marawi City under the DOST-SEI Scholarship last 2012. She graduated Cum Laude. She just recently finished her Master of Science in Electrical Engineering major in Microelectronics at the Mindanao State University-Iligan Institute of Technology (MSU-IIT), Iligan City. She is currently part of the uC-IC research program of the MSU-IIT and DOST PCIEERD.



Allenn C. Lowaton finished his Bachelor of Science in Electronics and Communications Engineering last 2008 at MSU-IIT, Iligan City where he graduated Cum Laude. He finished his Master of Science in Electrical Engineering major in Integrated Circuits Design at the National Taipei University (NTPU), New Taipei City, Taiwan ROC with GPA of 4/4 last 2012. Currently, he is a full-time associate professor at the Electronics Engineering of the Department of Electrical Engineering and Technology, College of Engineering and Technology, Mindanao State University – Iligan Institute of Technology.