Home > Published Issues > 2020 > Volume 9, No. 3, May 2020 >

High CMRR Voltage Mode Instrumentation Amplifier Using a New CMOS Differential Difference Current Conveyor Realization

T. Ettaghzouti 1,2, M. Bchir 2, and N. Hassen 2
1. Physics Department, College of Science and Arts, Qurayate, Jouf University, Saudi Arabia
2. Micro-Electronics and Instrumentation Laboratory, University of Monastir, Tunisia

Abstract—This paper describes a new CMOS realization of differential difference current conveyor circuit (DDCC). The proposed design offers enhanced characteristics compared to DDCC circuits previously exhibited in the literature. It is characterized by a wide dynamic range with good accuracy through the use of adaptive biasing circuit instead of a constant bias current source as well as a wide bandwidth (560 MHz) and a low parasitic resistance at terminal X about 6.86 Ω. A voltage mode instrumentation amplifier circuit (VMIA) composed of a DDCC circuit and two active grounded resistances is shown as application. The proposed VMIA circuit is intended for high frequency applications. This configuration offers significant improvement in accuracy as compared to the state of the art. It is characterized by a controllable gain, a large dynamic range with Total Harmonic Distortion (THD) less than 0.27 %, a low noise density (22 nV/Hz1/2) with a power consumption about 0.492 mW and a wide bandwidth nearly 83 MHz. All proposed circuits are simulated by TSPICE using CMOS 0.18 μm TSMC technology with ± 0.8 V supply voltage to verify the theoretical results.
 
Index Terms—Differential Difference Current Conveyor (DDCC), Adaptive biasing circuit, Instrumentation Amplifier (IA), Voltage mode, Common-Mode Rejection Ratio (CMRR)

Cite: T. Ettaghzouti, M. Bchir, and N. Hassen, "High CMRR Voltage Mode Instrumentation Amplifier Using a New CMOS Differential Difference Current Conveyor Realization," International Journal of Electrical and Electronic Engineering & Telecommunications, Vol. 9, No. 3, pp. 132-141, May 2020. Doi: 10.18178/ijeetc.9.3.132-141

Copyright © 2020 by the authors. This is an open access article distributed under the Creative Commons Attribution License (CC BY-NC-ND 4.0), which permits use, distribution and reproduction in any medium, provided that the article is properly cited, the use is non-commercial and no modifications or adaptations are made.
 

PREVIOUS PAPER
First page
NEXT PAPER
Analysis of Threshold Voltage and Drain Induced Barrier Lowering in Junctionless Double Gate MOSFET Using High-κ Gate Oxide