Home > Published Issues > 2015 > Volume 4, No. 2, April 2015 >

POWER EFFICIENT ALU DESIGN WITH CLOCK AND CONTROL-SIGNAL GATING TECHNIQUE

Anil Kumar Yadav and Mohammed Aneesh Y
Department of Electronics Engineering, Pondicherry University, Pondicherry, India

Abstract— To design a low power processor, low power Arithmetic and Logic Unit (ALU) is required, since ALU is one of the core components and most power hungry sections in a microprocessor that carries out the arithmetic and logic operations. Clock gating is the power saving technique used for low power design, it switches off the module which is not active as decided by selection line. This techniques is applied in ALU to reduce clock power and dynamic power consumption of ALU. Control signal gating technique provides power saving by reducing unnecessary switching activity on datapath buses, when a bus is not going to be used and it will be held in a quiescent state by stopping the propagation of switching activity through the module(s) driving the bus. For designing a proposed Power Efficient ALU, both the clock gating and the control-signal gating techniques are introduced for minimizing the clock power and to reduce the unnecessary switching activity of data path. Functionality of proposed ALU is verified by using Xilinx tool and power analysis is carried out by using Xilinx X’Power analysis tool.

Index Terms— Clock gating, Control-signal gating, Data buses, Low power, Switching activity, Dynamic power

Cite: Anil Kumar Yadav and Mohammed Aneesh Y, " POWER EFFICIENT ALU DESIGN WITH CLOCK AND CONTROL-SIGNAL GATING TECHNIQUE," International Journal of Electrical and Electronic Engineering & Telecommunications, Vol. 4, No. 2, pp. 8-15, April 2015.