Home > Published Issues > 2014 > Volume 3, No. 4, October 2014 >

AREA EFFICIENT IMPLEMENTATION OF 64 BIC MAC USING MODIFIED WALLACE ARCHITECTURE

Maddiboyena Syam Babu1, R Venkata Ramanaiah2
1.M.Tech. Student, Department of ECE, Chirala Engineering College, Chirala 523155, Prakasam Dt., AP.
2.Assistant Professor, Department of ECE, Chirala Engineering College, Chirala 523155, Prakasam Dt., AP.

Abstract—MAC unit is an inevitable component in many digital signal processing (DSP) applications involving multiplications and/or accumulations. MAC unit is used for high performance digital signal processing systems. The DSP applications include filtering, convolution, and inner products. Multiplication-and-accumulate operations are typical for digital filters. Therefore, the functionality of the MAC unit enables high-speed filtering and other processing typical for DSP applications. Since the MAC unit operates completely independent of the CPU, it can process data separately and thereby reduce CPU load. The application like optical communication systems which is based on DSP, require extremely fast processing of huge amount of digital data. A MAC unit consists of a multiplier and an accumulator containing the sum of the previous successive products. The MAC inputs are obtained from the memory location and given to the multiplier block. The design consists of 64 bit modified Wallace multiplier, 128 bit carry save adder and a register.

Index Terms—Keywords: MAC, Carry Save Adder, Modified Wallace

Cite: Syam Babu and R Venkata Ramanaiah, "AREA EFFICIENT IMPLEMENTATION OF 64 BIC MAC USING MODIFIED WALLACE ARCHITECTURE," International Journal of Electrical and Electronic Engineering & Telecommunications, Vol. 3, No. 4, pp. 101-106, October 2014.