Abstract—A public domain encryption standard is subject to continuous, vigilant, expert cryptanalysis. AES is a symmetric encryption algorithm processing data in block of 128 bits. Under the influence of a key, a 128 bit block is encrypted by transforming it in a unique way into a new block of the same size. To implement AES Rijndael algorithm on FPGA using Verilog and synthesis using Xilinx, Plain text of 128 bit data is considered for encryption using Rijndael algorithm utilizing key. This encryption method is versatile used for military applications. The same key is used for decryption to recover the original 128 bit plain text. For high speed applications, the Non LUT based implementation of AES S-box and inverse S-box is preferred. Development of physical design of AES-128 bit is done using cadence SoC encounter. Performance evaluation of the physical design with respect to area, power, and time has been done. The core consumes 10.21 mW of power for the core area of 332128.742 μm2.

Index Terms—Keywords: Encryption, Decryption, FPGA implementation

Cite: Iyli Sagar and U Eranna, "DESIGN AND IMPLEMENTATION OF ADVANCED ENCRYPTION ALGORITHM WITH FPGA AND ASIC," International Journal of Electrical and Electronic Engineering & Telecommunications, Vol. 3, No. 3, pp. 102-110, July 2014.