Home > Special Issue on Advances in Microelectronics, VLSI, and Low Power Design >

Special Issue on Advances in Microelectronics, VLSI, and Low Power Design

 
Important Date Deadlines
Full Paper Submission: Nov. 30, 2019
Notification of Acceptance:    Jan. 30, 2020
Final Submission and Registration: Feb. 29, 2020 
Publication Date: (online first within a month after registration, final publication scheduled in May issue of 2020)


Special Issue Editors

---------------------------------------------------------------------------
Guest Editors:
Prof. Viranjay M. Srivastava
Dr. Shashi Kant Dargar
Email
University of KwaZulu-Natal, Durban, South Africa
---------------------------------------------------------------------------


Special Issue Information

It is our pleasure to announce the call for papers of Special Issue on Advances in Microelectronics, VLSI, and Low Power Design. The Special Issue will be published by International Journal of Electrical and Electronic Engineering & Telecommunications (IJEETC, ISSN: 2319-2518, Abstracting/Indexing: Indexed by Scopus, an Elsevier product).

The focus of this special issue is the research challenges relating to the theory, design, and applications towards emerging Microelectronics and VLSI device design and developments, pertaining to low power consumptions. The innovative design, analysis, and developments in the theme topics are of great interest globally amongst the industries, academia, and the research community.

All accepted papers will be Online First available (within one month after registration), then will be in the queue up for final publication (scheduled in May issue of 2020). Authors are invited to submit the novel and unpublished research contributions (full paper), which are not under review in any other journals or conferences, in the following topic areas, but not limited to:
  • Modeling and Simulation for Microelectronic Devices
  • Ultra-Thin Body Transistors
  • Advanced FinFETs, Nanowire FETs, CNTs
  • Thin-Film Transistors
  • Novel Designs for Enhancing CMOS Performance
  • Flexible and Stretchable Devices and Technologies
  • Nanoelectronics and Nanotechnology
  • Nanometer-Scale Integrated Circuits
  • Application-Specific ICs (ASICs)
  • Advance High-k Metal Gate SoC
  • Low-Power Design
  • Graphene Devices
  • Low-Voltage Low-Power Microelectronics applications
  • Low-Voltage Circuits for IoT applications


Manuscript Submission Information

 
Submission: Manuscripts should be submitted to the Guest Editors via emails viranjay@ieee.org; or drshashikant.dargar@ieee.org. Alternatively, authors may submit their manuscripts with mark of SI to IJEETC via ijeetc@ejournal.net. Please note that papers should be formatted according to IJEETC Template, available at http://www.ijeetc.com/paper-template.doc.
 
Review and Copyright: All the manuscripts will undergo standard peer review processes. For all accepted papers, authors must sign IJEETC copyright agreement which is available at IJEETC website.


Registration: The author's company/institution will be requested to pay a flat publication fee of USD250 for each accepted paper.